Improving memory
نویسندگان
چکیده
منابع مشابه
Improving Memory Performance
Memory hierarchy considerations during sorting algorithm design and implementation play an important role in signiicantly improving execution performance. Existing algorithms mainly attempt to reduce capacity misses on direct-mapped caches. In order to further exploit cache locality to reduce other types of cache misses, we present several restructured mergesort and quicksort algorithms and the...
متن کاملImproving Cache Memory Utilization
In this paper, an efficient technique is proposed to manage the cache memory. The proposed technique introduces some modifications on the well-known set associative mapping technique. This modification requires a little alteration in the structure of the cache memory and on the way by which it can be referenced. The proposed alteration leads to increase the set size virtually and consequently t...
متن کاملRunning head : IMPROVING MEMORY USING N - BACK i Improving Memory Using N - Back Training
..................................................................................................................................... ii Copyright and Access Declaration ...........................................................................................iii Acknowledgments .......................................................................................................................
متن کاملMobile Memory: Improving Memory Locality in Very Large Reconfigurable Fabrics
As the size of reconfigurable fabrics increases we can envision entire applications being mapped to a reconfigurable device; not just the code, but also the memory. These larger circuits, unfortunately, will suffer from the problem of a growing memory bottleneck. In this paper we explore how mobile memory techniques, inspired by cache-only memory architectures, can be applied to help solve this...
متن کاملImproving Memory Management with Hardware-Generated Memory Access Profiles
With the rise of new memory technologies such as Flash we expect future systems to rely on a flatter memory hierarchy using multiple heterogeneous memory units in parallel. Operating systems face new challenges in managing these memories in a costand energy-efficient way while maximizing performance. We believe that the key to meet these challenges is to leverage the full potential of each memo...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Nature Nanotechnology
سال: 2017
ISSN: 1748-3387,1748-3395
DOI: 10.1038/nnano.2017.11